

Advanced Analog Integrated Circuits


Part II

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Implementation Issues

- Biasing
- Layout
- Interference
- Practical OTA architectures
- MOS switches
- Matching, Offset
- Precision Techniques



Advanced Analog Integrated Circuits


Biasing

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Transistor Biasing

- Design Parameter
 - g_m , V^* , f_T
- Layout Parameter
 - W , L
 - Fingers F
 - Multiplicity M




Example

Design: $g_m := 1\text{mS}$ $V_{\text{star}} := 120\text{mV}$ $f_T := 6\text{GHz}$

Layout (lookup): $L := 250\text{nm}$ $I_{d_w} := 5 \frac{\text{A}}{\text{m}}$

$$I_D := 0.5 \cdot g_m \cdot V_{\text{star}} = 60 \mu\text{A}$$


$$W := \frac{I_D}{I_{d_w}} = 12 \mu\text{m} \quad +$$



CMOS 180
grade=nominal

OP Analysis OP1

Spectre Syntax:
op1 dc oppoint=screen



Operating Point Analysis

```
Instance: M1 of nmos3
  Model: nfet.4
Primitive: bsim3v3
  d : V(v_ds) = 523.447 mV
  g : V(v_gs) = 523.447 mV
  s : val(0) = 0
  b : val(0) = 0
  type = n
  region = sat
reversed = no
  ids = 60.037 uA
  isub = 41.0222 aA
  vgs = 523.447 mV
  vds = 523.447 mV
  vbs = 0 V
  vgb = 523.447 mV
  vdb = 523.447 mV
  vgd = 1.32916 pV
  vth = 502.512 mV
  vdsat = 78.9438 mV
  vfbEFF = -1.00379 V
  gm = 1.00019 mS
  gds = 18.5458 uS
  gmbs = 283.567 uS
  ...
```

Check operating point and beware
of shifts during large transients!



Advanced Analog Integrated Circuits

Current Sources

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Current Source Realization: Mirror




Choices for I_{ref} : resistor, bandgap, constant g_m reference, ...




Cascode Bias



- Choose $W_5 \cong W_1/3$ such that $V_{DS1} \cong V_1^* + 50\text{mV}$ (use lookup)
- Note: ok for cascodes to have different W/L
- Insensitive to body-effect



Bias Network Power Dissipation



Minimize:

- Share bias network between several amplifiers
- Ratio mirror



Advanced Analog Integrated Circuits


Noise

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Noise




$$\overline{i_{out}^2} = \overline{i_{n1}^2} + \overline{i_{n2}^2} + M^2 \overline{i_{n3}^2}$$

$$= 4kT\gamma g_{m1} \left\{ 1 + \frac{g_{m2}}{g_{m1}} (1+M) \right\} \Delta P$$


$\alpha = 3$

$$= 4kT\gamma g_{m1} \left\{ 1 + \frac{V_{c1}^*}{V_{c2}^*} (1+M) \right\} \Delta P$$



Low Noise Current Source


Active (BJT or MOS)



$$R_o = \frac{a_{vo}}{g_m} = \frac{a_{vo}}{2} \cdot \frac{V^*}{I_o}$$


$$i_{no}^2 = f_{ht} \cdot \frac{2g_m}{\omega} \cdot \frac{I_o}{V^*} \cdot \Delta f$$

Resistor



$$R_o = \frac{V_R}{I_o}$$

$$i_{no}^2 = f_{ht} \cdot \frac{I_o}{V_R} \cdot \Delta f$$



Class of Operation

- **Class A ← focus in this course**
 - Constant bias current – runs continuously (e.g. even without signal)
 - (Nominally) constant g_m , pole frequencies
 - Poor power efficiency
- **Class B**
 - Bias current matches signal amplitude
 - No current when signal amplitude is zero
 - Usually high distortion
- **Class AB**
 - Class B with (small) quiescent current continuously running
 - Reduced distortion (compared to class B)
 - Used in output stages and buffers
- **Class D**
 - PWM “digital” output
 - Very high power efficiency
 - E.g. audio amplifiers
- ...

